All Posts

1. Executive Summary This white paper documents the development of a cycle-accurate SystemC model of a RISC-V CPU subsystem, built entirely from scratch in an air-gapped simulated environment over a ~4.5-day period spanning 2026-07-26 to 2026-07-30. The SystemC model faithfully mirrors an existing RTL SystemVerilog design comprising cpu_subsystem.sv and 10 sub-modules, providing a software simulation environment that achieves full RTL equivalence. The project delivered 26+ so

Can AI Deliver 10x Improvement to Chip Design? Executive Summary This paper evaluates whether AI engineering systems can deliver an order-of-magnitude improvement in semiconductor front-end development productivity. Using Hu-mind.ai VLSI Teammates, a production-grade RV32IMAFD RISC-V processor subsystem — including pipelined architecture, floating-point support, privileged mode support, complete UVM verification infrastructure, and official compliance validation — was impleme

Silicon design projects often face delays due to repetitive manual coding and verification tasks. What if you could cut down these time-consuming steps and move from architecture specification to RTL implementation in minutes? The VLSI Teammate tool by Hu-mind AI offers exactly that. This blog post walks you through a detailed demo showcasing how this tool accelerates silicon development, focusing on an APB Gatekeeper RTL SystemVerilog module. VLSI Teammate automates the tra