All Posts

V-Mate RISC-V by VLSI Teammates

Can AI Deliver 10x Improvement to Chip Design? Executive Summary This paper evaluates whether AI engineering systems can deliver an order-of-magnitude improvement in semiconductor front-end development productivity. Using Hu-mind.ai VLSI Teammates, a production-grade RV32IMAFD RISC-V processor subsystem — including pipelined architecture, floating-point support, privileged mode support, complete UVM verification infrastructure, and official compliance validation — was impleme

Gadi Laufer

Jun 45 min read

Transform Your Silicon Development: Watch the VLSI Teammate Demo for Rapid RTL Generation

Silicon design projects often face delays due to repetitive manual coding and verification tasks. What if you could cut down these time-consuming steps and move from architecture specification to RTL implementation in minutes? The VLSI Teammate tool by Hu-mind AI offers exactly that. This blog post walks you through a detailed demo showcasing how this tool accelerates silicon development, focusing on an APB Gatekeeper RTL SystemVerilog module. VLSI Teammate automates the tra

Gadi Laufer

Feb 43 min read